Abstract-A compact 9-21 GHz monolithic image reject mixer (IRM) with a chip dimension of 0.9 × 0.74 mm 2 has been designed and fabricated using a standard 0.18 µm CMOS technology. The compact configuration is composed of a 90 • coupler for local oscillator (LO) and two doubly balanced ring mixers for mixing core. Particularly, a radio frequency (RF) dual balun with advanced intermediate frequency (IF) extraction technique can not only eliminate the use of power divider in IRM design, and simultaneously provide balanced signals for ring mixing, but also obtain high side band suppression without any additional IF low-pass filter. Moreover, the entire passive circuits are constructed by utilizing broad side coupling structure to achieve high-level integration further. From the measured results, the IRM exhibits a 19.4-22.4 dB conversion loss, a maximum image rejection ratio (IRR) of 34 dB, all port-to-port isolations better than 28 dB over RF frequency range of 9 to 21 GHz, and an input 1 dB compression power of 14 dBm.
INTRODUCTION
Recently, rapid advances in various silicon-and III-V-based semiconductor technologies have made the performance of monolithic microwave/millimeter-wave integrated circuits (MMICs) significantly improved. Whereas the demands for high-volume and low-cost cannot be ignored in practice, the MMIC chipset should achieve as high an integration level as possible. Meanwhile, a wireless high data rate transmission requires inevitably wider RF and IF operating bandwidths.
Consequently, broadband, compact, low-cost and high-performance are the key issues in modern millimeter-wave territory.
A receiver system benefits by an image reject mixer (IRM) to avoid noise interference from image frequency. Previously, many methods are developed to filter the image signal. A highly integrated 1.9 GHz receiver front-end with a tunable image reject filter has been reported in [1] . The active image reject filter is designed to reduce chip size and provide image frequency tuning function. However, additional DC consumption is indispensable. Besides, passive notch filters are extensively applied to image reject low-noise amplifier [2] and IRM [3] design, respectively. Nevertheless, these prototypes typically suffer from a narrow operation bandwidth, mainly due to the characteristic of high channel selectivity. In order to permit of image rejection with broadband performance, Hartley architecture [4] provides a more convenient solution for IRM design. Accordingly, a number of Hartleytype IRMs are proposed to suppress image signal [5] [6] [7] [8] [9] . Although the operating bandwidth of IRM is extended substantially, the larger chip dimension cannot be neglected yet. Furthermore, Hartley architecture is rather sensitive to I/Q mismatches subsequent on the degradation of IRR.
Based on the above mention, it is essential to design a broadband, compact and high-performance IRM without DC consumption. In this work, a new RF dual balun included broadband IF extraction is proposed to simplify Hartley-type IRM and improve RF-to-IF isolation further without any IF filter. In addition, an IF phase calibration is used to compensate I/Q mismatches. Subsequently, a reasonable IRR can also be accomplished.
CIRCUIT DESIGN AND IMPLEMENTATION
The architecture of the proposed CMOS IRM, consisting of a LO 90 • coupler, two identical LO spiral baluns, a meandering RF dual balun with broadband IF extraction, is illustrated in Fig. 1 . It can be found that the overall passive circuits are constructed by utilizing broad side coupling structure to achieve high-level integration further. As compared to the conventional Hartley-type IRMs using doubly balanced ring mixing mechanism [10, 11] , two identical baluns and an in-phase power divider for RF signal excitation are replaced by the new RF dual balun to decrease chip size usage appropriately. Furthermore, the IF extraction is still a key issue for ring mixer design. Thus, the proposed RF dual balun is designed to provide balanced signals for ring mixing as well as combine IF extraction circuit satisfied broadband operation requirement. Owing to the compact rearrangement of IRM, it will greatly benefit the reduction of layout complexity and chip dimension.
The structure of the proposed RF dual balun, as shown in Fig. 2 , can be viewed the overall structure is symmetric, and the terminals of four outside strip-lines were connected respectively to form two IF I/Q ports. A major consideration in the design of the dual balun is the enhancement of the isolation between RF and IF port, which avoids the leak of RF signal from IF port, and vice versa. Due to the outside coupled-line structure of the dual balun, as shown in Fig. 2 , this intrinsic feature brings a low-pass effect with wider 3-dB cut-off bandwidth. The scattering matrix for ideal coupled-line is given by   
where the scattering parameters of C and T for the coupled and transmitted ports, respectively, are
Z 0e and Z 0o are even-and odd-mode characteristic impedance, respectively, β defines as odd-mode and even-mode propagation constants, and is coupled-line length [12] . The scattering matrix of IF extraction circuit can be computed from the conditions a 3 = −b 3 and a 4 = b 4 as follows:
Furthermore, port 2 is defined as the IF port, while port 1 is the output port of the RF dual balun. The maximal amount of transmission between ports 1 and 2 occurs when β = nπ rads n = 0, 1, 2, . . . Therefore, we obtain C = 0 and T = (−1)
n . The scattering matrix of IF extraction circuit can be easily determined as follows:
This results mean that the low frequency IF signal directly transmits between port 1 and port 2 without any loss. However, the coupling coefficient of coupled-line section mainly dominates the IF bandwidth. Thus the smaller coupling exhibits the larger IF bandwidth. Additionally, the minimum value of transmission is found when β = nπ 2 rads n = 1, 3, 5, . . .
Further, from (2) and (3)
The two-port scattering matrix of IF extraction circuit is found by substituting (6) and (7) in (4), which gives
As the results show, the IF port shows an open circuit state over the RF frequency band to protect against the RF signal influence. Based on the above analysis, the proposed approach is employed to open the RF/LO signals with a broad bandwidth and to lead out the IF signals within pass-band simultaneously. This outcome implies that the RF dual balun maintains the original performance, and so the RF/LO-to-IF isolation can be improved with broadband operating.
In order to utilize the chip area more efficient, a broad side coupling structure is proposed to shrink the size of conventional planar edge-coupling structure while maintain similar performance. The entire passive circuits, as depicted in Fig. 1 , are realized on metal 6, 5, 4 and 3 respectively. In this structure, the different metal layers need to be interconnected through via holes via65 and via34, respectively. In this case, the gate-drain connected nMOSFET with a f T and f max of better than 60 and 55 GHz, respectively, is used as the diode. In order to achieve good impedance matching, the 10-finger diode with total 30 µm gate width is optimized to ensure minimum conversion loss. A microphotograph of the fabricated CMOS IRM is shown in Fig. 3 . The chip dimension is reduced to 1 × 1 mm 2 even across X-band. Moreover, the core chip dimension, excluding the contact GSG testing pads, is only 0.9 × 0.74 mm 2 . Figure 4 demonstrates the measured and simulated conversion loss of the CMOS IRM as a function of RF frequency for down-converter modes. The measured RF bandwidth were performed with an LO power level of 13 dBm and 1 GHz IF frequency. The obtained conversion loss is 19.4 to 22.4 dB within an RF bandwidth from 9 to 21 GHz. Due to the lossy substrate of silicon-based process and the inaccuracy of EM estimation, the overall conversion loss increases 4 dB as compared to the design goal. However, the trend of measured curve agrees with the simulation. Moreover, the conversion loss varies with IF frequency is also shown in Fig. 4 . The measured results were obtained with a fixed LO frequency of 9 GHz. Based on the proposed IF extraction circuit, the 3-dB IF bandwidth of the mixer was found to be around 10 GHz.
EXPERIMENTAL RESULTS
The measured and simulated port-to-port isolations of the CMOS IRM for the down-converter mode are plotted in without any additional IF filters. Furthermore, the doubly balanced ring mixing is a great benefit to the LO-to-RF isolation, which is larger than 30 dB from 9 to 21 GHz.
As we know, excellent suppression of image requires accurate phase and amplitude balance in the overall IRM. Equation (9) describes IRR in terms of phase θ LO/RF , amplitude α LO/RF errors and conversion efficient CE DBM of ring mixer [6] . It is a good method to calibrate the phase and amplitude errors by using highspeed ADCs, but additional DC consumption is needed. In our case, a passive phase delay transmission line is more suitable to compensate the phase error produced from overall passive circuits. From the phase calibration measurement, a 40 • phase compensation provides the highest suppression of image signal. Fig. 6 indicates the measured and simulated IRRs with and without phase calibration, respectively, as a function of RF frequency. Due to the low amplitude imbalance of IRM, the good IRR has been achieved without amplitude calibration. The improvement of 20 dB can be accomplished at the high end of the band ranging from 15 to 24 GHz. The maximum IRR observed was 34 dB at 21 GHz RF frequency. Moreover, it should be noted that the IRR still depends on the conversion loss of ring mixer cells. From Equation (9), the lower conversion loss CE DBM inherits the higher IRR.
In addition, the measured input 1 dB compression point is 14 dBm with the RF fixed at 16 GHz. Furthermore, the two-tone intermodulation characteristic of the CMOS IRM was also measured. A two tone RF signal was applied at 16 GHz and 16.01 GHz to measure IIP3 and OIP3. As shown in Fig. 7 , the IIP3 and OIP3 were determined to be approximately +20 and −0.4 dBm, respectively. Comparisons of the proposed structure with other published works are summarized in Table 1 . This work presents some significant advantages, such as an operating bandwidth of 12 GHz across X-band, 34 dB IRR, high dynamic range and compact chip size as compared to previously reported works. Furthermore, it is worth to mention that this paper demonstrates the Hartley-type IRM implemented by the standard CMOS process for the first time. 
